Abstract-A constant on-time (COT) controller for dc converters has received much attention recently because of its unique feature of high light-load conversion efficiency. In this paper, a control model is developed for the boost converters with the current-mode COT controller. Models are developed for predicting the loop stability and the step-load transient response. Based on the model, a compensation design is proposed to achieve desired stability margin and step-load transient response. Simulations and experiments are used to verify the model.
I. INTRODUCTION
T HERE HAVE been numerous research papers about constant on-time (COT) controllers for buck converters applications in recent years [1] - [6] . The main driving force for using a COT controller, as compared to conventional constant frequency (CF) controllers, is to improve the converter efficiency under light-load conditions while preserving its heavy-load efficiency. Fig. 1 shows the efficiency comparison of a commercial buck converter between the CF and the COT control scheme [7] . In addition, a COT controller also provides an advantage of fast transient response associated with a step-load change which commonly occurs in applications.
Most of the papers mentioned above are related with buck converter configuration. In this paper, a boost converter circuit with a current-mode COT controller (CMCOT) will be the subject. The basic circuit diagram is shown in Fig. 2 . The focus is on the modeling of the control behavior of the whole circuit. For a COT controller, the duty cycle modulator involves high-frequency information and, therefore, a describing function approach is usually taken to model the behavior [1] . In [1] , the transfer function for the boost converter configuration was proposed, but only for a resistive load. However, in practical applications, especially in the digital applications such as powering a central processor unit (CPU), it has been observed that the practical load is more like a current load [8] . In this paper, the derivation of the model transfer functions will be conducted under a current load condition. The resulting loop gain function will be used to investigate the loop stability. In addition, an equivalent circuit of the model will be developed which provides the expression for the output impedance of the converter. The expression will be simplified so that it is practically useful to investigate the step-load transient response which is an important consideration for CPU load. Based on the model, a compensation design procedure will be proposed to meet the stability criterion and step response requirements. Fig. 3 shows the circuit diagram of a boost converter with a CMCOT controller. Notice that the load is a current source, instead of a resistive load. 
II. DESCRIBING MODEL OF A COT BOOST CONVERTER

A. Derivation of Current-Loop Transfer Function G vc (s)
There are two feedback control loops, a current loop and a voltage loop as shown in Fig. 3 . The modeling methodology is to treat the inductor, the modulator, and the switches, including the current loop, as a single entity. The aim is to derive the transfer function G vc (s), defined as v o /v c , in (3) is defined as DF(s) [9] .
Using (3), and the fact that Zp(s) = (1 + sR Co C o )/sC o in Fig. 4 , the control-to-output transfer function G vc (s) is obtained as
where
Using the expression for DF(s) from (3), and the expression of Z p (s), (4) can be simplified by (5) which is defined as G vc,spf (s)
G vc,spf (s) can be used for stability analysis and is the basis for the voltage-loop compensation design to be discussed in a later section.
B. Derivation of Output Impedance Z o (s)
In addition to finding the influence of output voltage v o from the perturbation on control signal v c , the perturbation from load is also important because the output impedance i o −to−v o is related to the transient response of the system. The transfer function of the output impedance can be derived through describing function approach. However, it is too hard to find in mathematical derivation. An equivalent circuit representation can provide both the simplicity of the circuit model and the output impedance. In [10] and [11] , an equivalent circuit for CMCOT control was proposed, but only for resistive load. In this paper, an equivalent circuit representation, as shown in Fig. 5 , can be obtained for the CMCOT-controlled boost converter for both the current load and the resistive load, where Table I shows the transfer functions with the equivalent circuit representation, the converter output impedance Z o (s) can be easily found, as shown in (6) . Simplification for Z o (s) in current load leads to the Z o,spf (s) as shown in (7). The output impedance information will be used for voltage-loop compensator design to achieve a desired converter step-load transient response. 
C. Verification of Model
The model transfer functions G vc,spf (s) and Z o,spf (s) from (5) and (7) are verified by SIMPLIS simulations. 
III. REMARKS ABOUT G vc (s) AND Z o (s)
A. Characteristics of the Open-Loop Control G vc (s)
From (5), it is pointed out that there is a low-frequency pole f p1 , an ESR zero f Zesr , a positive zero f ZRHP , and a pair of complex-poles f p2 as shown in (8)- (11) . It can also be concluded that there is no subharmonic oscillation with the current-loop closed because all the poles of G vc (s) are always on the lefthand side of the complex plane. This is also true for the buck converter using the CMCOT controller [1] . (8) and (9) can be replaced by (12) and (13) .
From (10) to (13) , it is clear that the f p1 is independent of the input voltage V in , and is proportional to the output current I o . f ZRHP is proportional to V 2 in , and is inversely proportional to I o . Both f Zesr and f p2 are not affected by the variations of V in and I o . In Fig. 7(a) , the f ZRHP moves to lower frequency when V in is smaller. In Fig. 7(b) , the f p1 moves to higher frequency and the f ZRHP moves to lower frequency when load is heavier.
f ZRHP is a positive zero which has a negative effect on the system stability. A compensation pole is used to cancel out the amplitude effect of the positive zero so that the switching-frequency noise and the ringing-frequency noise can be reduced for a comparator. In doing so, however, the loop-gain phase delay is worse. To avoid the problem of stability, the control bandwidth can be set at 1/6 to 1/10 times of the worst-case f ZRHP (low line, heavy load). Fig. 8 shows the control-to-output transfer functions of current load and resistive load under the conditions of V in = 1.8 V, V o = 5.03 V, I o = 2 A, T on = 1.26 μ s, f sw = 500 kHz, C o = 94 μF, R Co = 500 μΩ, and L s = 1.5 μH. The dc gain of the current load is twice larger than the resistive load's. The positive zero f ZRHP , complex-poles f p2 , and ESR zero f Zesr are at the same position in both current load and resistive load. The low-frequency pole f p1 in the current load is smaller than the resistive load's, which causes the phase of current load drop earlier than resistive load. Because of the difference of f p1 , the current load can be considered as a worse case than that of the resistive load. Current load will be used later for the discussion of compensation design.
B. Comparing the Characteristics Between Current Load and Resistive Load
C. Output Impedance Z o (s) and Z oc (s)
From (7), it is observed that Z o,spf (s) also contains f p1 and f Zesr of G vc,spf (s) from (8) and (10) . The step response can be known by finding the eigenvalue of the transfer function of the close-loop output impedance Z oc (s). Usually, the lowfrequency eigenvalues of the system are more important for predicting the transient behavior, so the small-signal model can be used in modeling the behavior of step response. Therefore, the step-load transient response behavior can be found from the denominator of Z oc (s) [12] . The Z oc (s) denominator is a fifth-order function but can be approximated to a secondorder equation under normal specifications. Equation (14) is the expression for Z oc (s) from which the undamped natural frequency ω n and damping ratio ζ can be found, as shown in (15) 
where T(s) is the loop gain of the close-loop system, f Pgm1 and f Zgm are the low-frequency pole and the zero of the compensator, where A =
I o R i (R 1 +R 2 ) , unnumbered and as shown at the bottom of the page.
For damping ratio ζ >1, the poles of Z oc (s) are two separated real poles which is an overdamped system; for ζ <1, the poles of Z oc (s) are a pair of complex poles which is then an underdamped system that causes ringing in the system in the step-load response; and it is critically damped for ζ = 1.
IV. COMPENSATION FOR THE VOLTAGE FEEDBACK LOOP
The compensation design is meant to shape the loop gain which in turn affects the feedback characteristics. In this paper, the GM Type II compensator is used. Fig. 10 shows cir- There are two considerations given in the compensator design. One is the loop gain bandwidth and stability margin, and the other is the output voltage step-load transient response. From the two considerations described above, the compensation network can be completely determined. Fig. 11 shows several designs with approximately the same loop gain bandwidth but with different damping factors. As can be seen, as the damping ratio gets smaller, the transient response gets faster, but the phase margin (PM) gets smaller. The damping ratio should be in the range of 0.7-1 to avoid ringing in the step-load response [13] .
V. COMPENSATION DESIGN PROCEDURE
Referring to Fig. 3 , the design procedure is to find out R comp , C comp , and C gm , so that the stability margin for the worst condition is in the range around 50°, and the transient response is approximated by ζ = 0.7-1. The converter specification includes the working conditions, input voltage (V in ), output voltage (V o ), output current (I o ), and the circuit parameters of inductance of the inductor (L s ), output capacitor (C o ), ESR of output capacitor (R Co ), current sensing gain (R i ), transconductance of the OTA (gm), and the resistance of the gm amplifier (R gm ).
Step 1: Calculate f p1 , f ZRHP , f Zesr , respectively, under the condition of lowest line and heaviest load.
Considering the worst case of f ZRHP , the compensator should be designed at the condition of the lowest line and the heaviest load as mentioned previously. By using (10), (12) , and (13), the value of f p1 , f ZRHP , and f Zesr can be obtained.
Step 2: Choose the bandwidth (f B W ) at lower than 1/6 to 1/10 times of the f ZRHP at lowest line and heaviest load.
In this paper, the bandwidth is set 1/6 times of the f ZRHP as shown in (21). Since the gain of loop gain at bandwidth is |T (f BW )| = |G v c (f BW )| · |G comp (f BW )| = 1, the first equation is shown as (22)
Step 3: Choose ζ between 0.7 and 1 by using (16). In this design example two cases were considered by using (16). One case is ζ = 0.7 as shown in (23), and the other is ζ = 1 as shown in (24), (23)- (24) as shown at the bottom of the page.
Step 4: Set the compensation pole frequency (f Pgm2 ).
The second compensation pole f Pgm2 should be placed at the f ZRHP . i.e., f Pgm2 = f ZRHP , where f Pgm2 can be calculated using (20) and f ZRHP using (13).
Step 5: Solve for R comp , C comp ,and C gm by using (22) to (24), and f Pgm2 = f ZRHP .
Using the specification listed in Tables II, III and the above design procedure, R comp , C comp , and C gm can be solved. For the case of ζ = 0.7, R comp = 882 kΩ, C comp = 54 pF, C gm = 6 pF. For the case of ζ = 1, R comp = 931 kΩ, C comp = 98 pF, C gm = 5 pF. Step 6: Using simulation tool to verify the design or for fine tuning. Fig. 12 shows the loop gain plot for the two cases obtained. For the case of ζ = 0.7, the PM is 47.5°and for the case of ζ = 1, the PM is 60.6°. Both are practically acceptable. From the figure, it can be seen that the model and the simulation agree well. Fig. 13 shows the simulated step-load response where the load current is from 1 to 2 A. For the case of ζ = 1, the condition is critically damped. There is no ringing. For the case of ζ = 0.7, there is a one-cycle ringing response. These are the two designs obtained that are both stable with enough PMs and proper step response. If fine tuning is desired, the specification of ζ and control bandwidth f BW can be adjusted.
VI. EXPERIMENTAL VERIFICATION
A. Description of Hardware and Experimental Verification
An experimental circuit was built to test the proposed model. Richtek Corporation's RT4814 was used for the testing. the exception around 17 kHz. This discrepancy is believed to be the result of serious diode reverse recovery of the upper MOSFET switch. Further discussion on this subject will be discussed in Section VI-B.
B. Discussion of the Experimental Measurements
It is noticed that the measurements of G vc (s) and the loop gain can be adversely affected by the output voltage spike caused by the reverse recovery problem of the body diode of the upper switch. Fig. 17(a) shows the output voltage waveform (Channel 3) which contains serious spike due to slow diode reverse recovery problem. Since the diode in the experiment is integrated within the controller IC, it is not possible to replace it. An external Schottky diode was added in parallel with it to reduce the problem. Fig. 17(b) shows that the spike is indeed much improved. The loop gain measurement shown in Fig. 16 was obtained under this improved condition. After the Schottky was removed, the measurement result was obtained as shown in Fig. 18 in which the discrepancy is much worse. It is believed that the discrepancy can be removed once the diode problem is fixed.
VII. CONCLUSION
A pertinent model has been developed using describing function approach for the CMCOT boost converter. The loop gain model provides a tool for predicting the stability margin of the voltage loop. The converter closed-loop output impedance provides valuable information about the transient response to a step-load change. By proper simplification of the model, a practical procedure for designing the feedback compensator was proposed and verified. It is observed that, in most cases, the positive zero of the boost configuration limits the loop gain bandwidth. The equations developed and the design procedure proposed provided the circuit designers with a proper tool for designing the compensation circuit of the CMCOT boost converters.
